













LM1117 SNOS412O -FEBRUARY 2000-REVISED JUNE 2020

LM1117 800-mA, Low-Dropout Linear Regulator

Features

- For a newer drop-in alternative, see the TLV1117
- Available in 1.8 V, 2.5 V, 3.3 V, 5 V, and Adjustable Versions
- Space-saving SOT-223 and WSON packages
- Current limiting and thermal protection
- Output current: 800 mA
- Line regulation: 0.2% (maximum) Load regulation: 0.4% (maximum)
- Temperature range:
 - LM1117: 0°C to 125°C
 - LM1117I: -40°C to 125°C

2 Applications

- AC drive power stage modules
- Merchant network and server PSU
- Industrial AC/DC
- Ultrasound scanners
- Servo drive control modules

3 Description

The LM1117 is a low dropout voltage regulator with a dropout of 1.2 V at 800 mA of load current.

The LM1117 is available in an adjustable version, which can set the output voltage from 1.25 to 13.8 V with only two external resistors. In addition, it is available in five fixed voltages, 1.8 V, 2.5 V, 3.3 V, and 5 V.

The LM1117 offers current limiting and thermal shutdown. Its circuit includes a Zener trimmed bandgap reference to assure output voltage accuracy to within ±1%.


A minimum of 10-µF tantalum capacitor is required at the output to improve the transient response and stability.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOT-223 (4)	6.50 mm × 3.50 mm
	TO-220 (3)	14.986 mm × 10.16 mm
LM1117, LM1117I	TO-252 (3)	6.58 mm × 6.10 mm
LIVITITI	WSON (8)	4.00 mm × 4.00 mm
	TO-263 (3)	10.18 mm × 8.41 mm

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Adjustable Output Regulator



 * $\mathrm{C}_{\mathsf{Adi}}$ is optional, however it will improve ripple rejection.



Table of Contents

1	Features 1		8.4 Device Functional Modes	1/
2		9	Application and Implementation	
	Applications 1	9	9.1 Application Information	
3	Description 1			
4	Revision History2		9.2 Typical Application	
5	Device Comparison Table3		9.3 System Examples	17
6	Pin Configuration and Functions4	10	Power Supply Recommendations	18
7	Specifications5	11	Layout	18
•	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	18
	3		11.2 Layout Example	22
	7.2 ESD Ratings	12	Device and Documentation Support	
	7.4 Thermal Information		12.1 Documentation Support	23
	7.5 LM1117 Electrical Characteristics		12.2 Receiving Notification of Documentation Upda	tes 23
	7.6 LM1117I Electrical Characteristics		12.3 Support Resources	23
	7.7 Typical Characteristics		12.4 Trademarks	23
8	Detailed Description		12.5 Electrostatic Discharge Caution	23
Ü	8.1 Overview		12.6 Glossary	23
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	
	8.3 Feature Description		Information	23
	0.5 Feature Description			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	hanges from Revision N (January 2016) to Revision O	Page
•	Added alternative device Features bullet	1
•	Changed Applications section	
•	Added Device Comparison Table	3
<u>•</u>	Added Related Documentation section	23
C	hanges from Revision M (March 2013) to Revision N	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Removed LM1117-N-2.85 option after part became inactive	1
•	Removed TO-263 Pinout Side View image	4
C	hanges from Revision L (July 2012) to Revision M	Page
•	Changed layout of National Data Sheet to TI format	17

Submit Documentation Feedback

Copyright © 2000–2020, Texas Instruments Incorporated



5 Device Comparison Table

l _{out}	PARAMETER	LM1117	TLV1117	UNIT
	Input voltage range (max)	15	15	V
	Load regulation accuracy	1.6	1.6	%
	PSRR (120 Hz)	75	75	dB
	Recommended operating temperature	0 – 125	-40 – 125	°C
800 mA	SOT-223 T _{JA}	61.6	104.3	°C/W
	TO-220 T _{JA}	23.8	30.1	°C/W
	TO-252 T _{JA}	45.1	50.9	°C/W
	TO-263 T _{JA}	41.3	27.5	°C/W
	WSON-8 T _{JA}	39.3	38.3	°C/W


Copyright © 2000–2020, Texas Instruments Incorporated




Output

☐ Adj/GND


6 Pin Configuration and Functions







Tab is



When using the WSON package

Pins 2, 3 and 4 must be connected together and

Pins 5, 6 and 7 must be connected together

Pin Functions

PIN						1/0	DESCRIPTION		
NAME	TO-252	WSON	SOT-223	TO-263	TO-220	1/0	DESCRIPTION		
ADJ/GND	1	1	1	1	1	_	Adjust pin for adjustable output option. Ground pin for fixed output option.		
V _{IN}	3	2, 3, 4	3	3	3	I	Input voltage pin for the regulator		
V _{OUT}	2 , TAB	5, 6, 7, TAB	2, 4	2, TAB	2, TAB	0	Output voltage pin for the regulator		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Maximum Input Voltage (V _{IN} to GND)		20	V
Power Dissipation ⁽²⁾	Internall		
Junction Temperature $(T_J)^{(2)}$		150	°C
Storage Temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ±2000 V may actually have higher performance.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input Voltage (V _{IN} to GND)		15	V	
lunction Tomporature (T.)(1)	LM1117	0	125	°C
Junction Temperature (T _J) ⁽¹⁾	LM1117I	-40	125	

⁽¹⁾ The maximum power dissipation is a function of $T_{J(max)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly into a PCB.

7.4 Thermal Information

		LM1117, LM1117I					
THERMAL METRIC ⁽¹⁾		DCY (SOT-223)	NDE (TO-220)	NDP (TO-252)	NGN (WSON)	KTT (TO-263)	UNIT
		4 PINS	3 PINS	3 PINS	8 PINS	3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	61.6	23.8	45.1	39.3	41.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.5	16.6	52.1	31.4	44.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	10.4	5.3	29.8	16.5	24.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.9	3.1	4.5	0.3	10.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	10.3	5.3	29.4	16.7	23.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	1.5	1.3	5.6	1.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

7.5 LM1117 Electrical Characteristics

unless otherwise specified, T_J = 25°C.

PARAMETER		TEST C	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT	
V_{REF}	Reference Voltage	$I_{OUT} = 10 \text{ mA}, V_{IN} - V_{OUT} = 2 \text{ V}, T_{C}$	_J = 25°C	1.238	1.25	1.262	
		LM1117-ADJ	$T_J = 25^{\circ}C$		1.25		V
		10 mA \leq I _{OUT} \leq 800 mA, 1.4 V \leq V _{IN} $-$ V _{OUT} \leq 10 V	over the junction temperature range 0°C to 125°C	1.225		1.27	

⁽¹⁾ All limits are ensured by testing or statistical analysis.

⁽²⁾ The maximum power dissipation is a function of $T_{J(max)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(max)} - T_A)/R_{\theta JA}$. All numbers apply for packages soldered directly into a PCB.

⁽²⁾ Typical Values represent the most likely parametric normal.



LM1117 Electrical Characteristics (continued)

unless otherwise specified, $T_J = 25$ °C.

PARAMETER		TEST C	ONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
PAKAMETER		LM1117-1.8 I _{OUT} = 10 mA, V _{IN} = 3.8 V, T _J = 25°C		1.782	1.8	1.818	
		LM1117-1.8	T _J = 25°C		1.8		V
		$0 \le I_{OUT} \le 800 \text{ mA}, 3.2 \text{ V} \le V_{IN} \le 10 \text{ V}$	over the junction temperature range 0°C to 125°C	1.746		1.854	
		LM1117-2.5 I _{OUT} = 10 mA, V _{IN} = 4.5 V, T _J = 25	°C	2.475	2.5	2.525	
		LM1117-2.5	T _J = 25°C		2.5		V
V _{OUT}	Output Voltage	$0 \le I_{OUT} \le 800 \text{ mA}, 3.9 \text{ V} \le V_{IN} \le 10 \text{ V}$	over the junction temperature range 0°C to 125°C	2.45		2.55	
7001	Output Voltage	LM1117-3.3 I _{OUT} = 10 mA, V _{IN} = 5 V T _J = 25°C		3.267	3.3	3.333	
		LM1117-3.3	T _J = 25°C		3.3		V
		$0 \le I_{OUT} \le 800 \text{ mA}, 4.75 \text{ V} \le V_{IN} \le 10 \text{ V}$	over the junction temperature range 0°C to 125°C	3.235		3.365	
		LM1117-5.0 I _{OUT} = 10 mA, V _{IN} = 7 V, T _J = 25°C	<u> </u>	4.95	5	5.05	
		LM1117-5.0	T _J = 25°C		5		V
		$0 \le I_{OUT} \le 800 \text{ mA}, 6.5 \text{ V} \le V_{IN} \le 12 \text{ V}$	over the junction temperature range 0°C to 125°C	4.9		5.1	
		LM1117-ADJ $I_{OUT} = 10 \text{mA}, \ 1.5 \text{V} \le V_{\text{IN}} - V_{OUT} \le 13.75 \text{V}$	$T_J = 25$ °C		0.035%		
			over the junction temperature range 0°C to 125°C			0.2%	
		LM1117-1.8 $I_{OUT} = 0 \text{ mA}, 3.2 \text{ V} \le V_{IN} \le 10 \text{ V}$	T _J = 25°C		1		
			over the junction temperature range 0°C to 125°C			6	mV
		ne Regulation ⁽³⁾ $I_{OUT} = 0 \text{ mA, } 3.9 \text{ V} \le V_{IN} \le 10 \text{ V}$	T _J = 25°C		1		
ΔV _{OUT}	Line Regulation ⁽³⁾		over the junction temperature range 0°C to 125°C			6	mV
		LM1117-3.3 I _{OUT} = 0 mA, 4.75 V ≤ V _{IN} ≤ 15 V	$T_J = 25$ °C		1		
			over the junction temperature range 0°C to 125°C			6	mV
		LM1117-5 0	T _J = 25°C		1		
		LM1117-5.0 $I_{OUT} = 0 \text{ mA}, 6.5 \text{ V} \le V_{IN} \le 15 \text{ V}$	over the junction temperature range 0°C to 125°C			10	mV
		LM1117-ADJ	T _J = 25°C		0.2%		
		$V_{IN} - V_{OUT} = 3 \text{ V}, 10 \le I_{OUT} \le 800 \text{ mA}$	over the junction temperature range 0°C to 125°C			0.4%	
		LM1117-1.8	T _J = 25°C		1		
		$V_{IN} = 3.2 \text{ V}, 0 \le I_{OUT} \le 800 \text{ mA}$	over the junction temperature range 0°C to 125°C			10	mV
	*	LM1117-2.5	$T_J = 25$ °C		1		
ΔV_{OUT}	Load Regulation (3)	$V_{IN} = 3.9 \text{ V}, 0 \le I_{OUT} \le 800 \text{ mA}$	over the junction temperature range 0°C to 125°C			10	mV
		LM1117-3.3	$T_J = 25$ °C		1		
		$V_{IN} = 4.75 \text{ V}, 0 \le I_{OUT} \le 800 \text{ mA}$	over the junction temperature range 0°C to 125°C			10	mV
		LM1117-5.0	T _J = 25°C		1		
		$V_{IN} = 6.5 \text{ V}, 0 \le I_{OUT} \le 800 \text{ mA}$	over the junction temperature range 0°C to 125°C			15	mV

(3) Load and line regulation are measured at constant junction room temperature.



LM1117 Electrical Characteristics (continued)

unless otherwise specified, $T_J = 25$ °C.

	PARAMETER	TEST C	CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
			T _J = 25°C		1.1		
		I _{OUT} = 100 mA	over the junction temperature range 0°C to 125°C			1.2	V
V _{IN} – V OUT			T _J = 25°C		1.15		
	Dropout Voltage ⁽⁴⁾	I _{OUT} = 500 mA	over the junction temperature range 0°C to 125°C			1.25	V
			T _J = 25°C		1.2		
		I _{OUT} = 800 mA	over the junction temperature range 0°C to 125°C			1.3	V
I _{LIMIT}	Current Limit	$V_{IN} - V_{OUT} = 5 \text{ V}, T_{J} = 25^{\circ}\text{C}$		800	1200	1500	mA
	Minimum Load	LM1117-ADJ	$T_J = 25$ °C		1.7		
	Current ⁽⁵⁾	V _{IN} = 15 V	over the junction temperature range 0°C to 125°C			5	mA
		LM1117-1.8	$T_J = 25$ °C		5		
		V _{IN} ≤ 15 V	over the junction temperature range 0°C to 125°C			10	mA
		LM1117-2.5	$T_J = 25^{\circ}C$		5		
	Quiescent Current	V _{IN} ≤ 15 V	over the junction temperature range 0°C to 125°C			10	mA
	Quiescent Current	LM1117-3.3	$T_J = 25$ °C		5		
		$V_{\rm IN} \le 15 \text{ V}$	over the junction temperature range 0°C to 125°C			10	mA
		LM1117-5.0	$T_J = 25$ °C		5		
		V _{IN} ≤ 15 V	over the junction temperature range 0°C to 125°C			10	mA
	Thermal Regulation	$T_A = 25$ °C, 30-ms pulse			0.01	0.1	%/W
		f _{RIPPLE} = 1 20 Hz, V _{IN} – V _{OUT} = 3	$T_J = 25^{\circ}C$		75		
		$V_{RIPPLE} = 1 V_{PP}$	over the junction temperature range 0°C to 125°C	60			dB
	Adjust Din Current	T _J = 25°C			60		
	Adjust Pin Current over the junction temperature rang		ge 0°C to 125°C			120	μА
	Adjust Pin Current	10 ≤ I _{OUT} ≤ 80 0mA,	$T_J = 25$ °C		0.2		
		$1.4 \text{ V} \le \text{V}_{\text{IN}} - \text{V}_{\text{OUT}} \le 10 \text{ V}$	v over the junction temperature range 0°C to 125°C			5	μA
	Temperature Stability				0.5%		
	Long Term Stability	T _A = 125°C, 1000 Hrs			0.3%		
	RMS Output Noise	(% of V _{OUT}), 10 Hz ≤ f ≤ 10 kHz			0.003%		

The dropout voltage is the input/output differential at which the circuit ceases to regulate against further reduction in input voltage. It is measured when the output voltage has dropped 100 mV from the nominal value obtained at $V_{IN} = V_{OUT} + 1.5 \text{ V}$. The minimum output current required to maintain regulation.



7.6 LM1117I Electrical Characteristics

unless otherwise specified. $T_1 = 25^{\circ}C$

	PARAMETER	TEST CONDITION	ONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
		LM1117I-ADJ $I_{OUT} = 10 \text{ mA}, V_{IN} - V_{OUT} = 2 \text{ V}, T_{J} =$	25°C	1.238	1.25	1.262	
V_{REF}	Reference Voltage		T _J = 25°C		1.25		V
* KEF	received voltage	LM1117I-ADJ 10 mA \leq I _{OUT} \leq 800 mA, 1.4 V \leq V _{IN} - V _{OUT} \leq 10 V	over the junction temperature range -40°C to 125°C	1.2		1.29	•
		LM1117I-3.3 I _{OUT} = 10 mA, V _{IN} = 5 V, T _J = 25°C		3.267	3.3	3.333	
		I M4447L 2 2	$T_J = 25^{\circ}C$		3.3		V
M	Output Valtage	LM1117I-3.3 $0 \le I_{OUT} \le 800 \text{ mA}, 4.75 \text{ V} \le V_{IN} \le 10 \text{ V}$	over the junction temperature range -40°C to 125°C	3.168		3.432	v
V _{OUT}	Output Voltage	LM1117I-5.0 I _{OUT} = 10 mA, V _{IN} = 7 V, T _J = 25°C		4.95	5	5.05	
		111111111111111111111111111111111111111	T _J = 25°C		5		V
		LM1117I-5.0 $0 \le I_{OUT} \le 800 \text{ mA}, 6.5 \text{ V} \le V_{IN} \le 12$ V	over the junction temperature range -40°C to 125°C	4.8	5.2	V	
		LM1117I-ADJ	T _J = 25°C		0.035%		
		$I_{OUT} = 10 \text{ mÅ}, 1.5 \text{ V} \le V_{IN} - V_{OUT} \le 13.75 \text{ V}$	over the junction temperature range -40°C to 125°C			0.3%	
			T _J = 25°C		1		
ΔV_{OUT}	Line Regulation (3)	LM1117I-3.3 $I_{OUT} = 0$ mA, 4.75 V \leq V _{IN} \leq 15 V	over the junction temperature range -40°C to 125°C			10	mV
			$T_J = 25^{\circ}C$		1		
		LM1117I-5.0 $I_{OUT} = 0$ mA, 6.5 V \leq V _{IN} \leq 15 V	over the junction temperature range -40°C to 125°C			15	mV
		LM4447LAD L	T _J = 25°C		0.2%		
		LM1117I-ADJ $V_{IN} - V_{OUT} = 3 \text{ V}, 10 \le I_{OUT} \le 800$ mA	over the junction temperature range -40°C to 125°C			0.5%	
			T _J = 25°C		1		
ΔV_{OUT}	Load Regulation ⁽³⁾	LM1117I-3.3 $V_{IN} = 4.75 \text{ V}, 0 \le I_{OUT} \le 800 \text{ mA}$	over the junction temperature range -40°C to 125°C			15	mV
			T _J = 25°C		1		+
		LM1117I-5.0 $V_{IN} = 6.5 \text{ V}, 0 \le I_{OUT} \le 800 \text{ mA}$	over the junction temperature range -40°C to 125°C			20	mV

Submit Documentation Feedback

Copyright © 2000–2020, Texas Instruments Incorporated

⁽¹⁾ All limits are ensured by testing or statistical analysis.(2) Typical Values represent the most likely parametric normal.

⁽³⁾ Load and line regulation are measured at constant junction room temperature.



LM1117I Electrical Characteristics (continued)


unless otherwise specified, $T_J = 25$ °C.

P	ARAMETER	TEST CONDITI	ONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
			T _J = 25°C		1.1		
		I _{OUT} = 100 mA	over the junction temperature range –40°C to 125°C			1.3	V
			$T_J = 25^{\circ}C$		1.15		
V _{IN} -V _{OUT}	Dropout Voltage ⁽⁴⁾	l _{OUT} = 500 mA	over the junction temperature range –40°C to 125°C			1.35	V
			T _J = 25°C		1.2		
		I _{OUT} = 800 mA	over the junction temperature range –40°C to 125°C			1.4	V
I _{LIMIT}	Current Limit	$V_{IN} - V_{OUT} = 5 \text{ V}, T_{J} = 25^{\circ}\text{C}$		800	1200	1500	mA
			T _J = 25°C		1.7		
	Minimum Load Current ⁽⁵⁾	LM1117I-ADJ V _{IN} = 15 V	over the junction temperature range –40°C to 125°C			5	mA
			T _J = 25°C		5		
	0.1	LM1117I-3.3 V _{IN} ≤ 15 V	over the junction temperature range –40°C to 125°C			15	mA
	Quiescent Current		T _J = 25°C		5		
		LM1117I-5.0 V _{IN} ≤ 15 V	over the junction temperature range –40°C to 125°C			15	mA
	Thermal Regulation	T _A = 25°C, 30ms Pulse			0.01	0.1	%/W
			$T_J = 25^{\circ}C$		75		
	Ripple Regulation	$ f_{RIPPLE} = 120 \text{ Hz}, V_{IN} - V_{OUT} = 3 \text{ V} $ $V_{RIPPLE} = 1 \text{ V}_{PP} $	over the junction temperature range –40°C to 125°C	60			dB
	Adjust Pin Current	T _J = 25°C			60		^
	Adjust Pili Current	over the junction temperature range	–40°C to 125°C			120	μА
			T _J = 25°C		0.2		
	$ \begin{array}{c c} \mbox{Adjust Pin Current} & 10 \leq I_{OUT} \leq 800 \mbox{ mA,} \\ 1.4 \mbox{ V} \leq V_{IN} - V_{OUT} \leq 10 \mbox{ V} \\ \hline \\ \mbox{Temperature} \\ \mbox{Stability} \\ \hline \mbox{Long Term Stability} & T_A = 125^{\circ}\mbox{C, } 1000 \mbox{ Hrs} \\ \hline \\ \mbox{RMS Output Noise} & (\% \mbox{ of } V_{OUT}), 10 \mbox{ Hz} \leq f \leq 10 \mbox{ kHz} \\ \hline \end{array} $	$10 \le I_{OUT} \le 800 \text{ mA},$ $1.4 \text{ V} \le V_{IN} - V_{OUT} \le 10 \text{ V}$	over the junction temperature range –40°C to 125°C			10	μΑ
					0.5%		
				0.3%			
		(% of V_{OUT}), 10 Hz \leq f \leq 10 kHz			0.003%		

The dropout voltage is the input/output differential at which the circuit ceases to regulate against further reduction in input voltage. It is measured when the output voltage has dropped 100 mV from the nominal value obtained at $V_{IN} = V_{OUT} + 1.5 \text{ V}$. The minimum output current required to maintain regulation.



7.7 Typical Characteristics




Submit Documentation Feedback

Copyright © 2000–2020, Texas Instruments Incorporated



Typical Characteristics (continued)





8 Detailed Description

8.1 Overview

The LM1117 adjustable version develops a 1.25V reference voltage, V_{REF} , between the output and the adjust terminal. As shown in Figure 10, this voltage is applied across resistor R1 to generate a constant current I1. The current I_{ADJ} from the adjust terminal could introduce error to the output. But since it is very small (60µA) compared with the I1 and very constant with line and load changes, the error can be ignored. The constant current I1 then flows through the output set resistor R2 and sets the output voltage to the desired level.

For fixed voltage devices, R1 and R2 are integrated inside the devices.





Figure 10. Basic Adjustable Regulator

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Load Regulation

The LM1117 regulates the voltage that appears between its output and ground pins, or between its output and adjust pins. In some cases, line resistances can introduce errors to the voltage across the load. To obtain the best load regulation, a few precautions are needed.



Feature Description (continued)

Figure 11 shows a typical application using a fixed output regulator. The Rt1 and Rt2 are the line resistances. It is obvious that the V_{LOAD} is less than the V_{OUT} by the sum of the voltage drops along the line resistances. In this case, the load regulation seen at the R_{LOAD} would be degraded from the data sheet specification. To improve this, the load should be tied directly to the output terminal on the positive side and directly tied to the ground terminal on the negative side.




Figure 11. Typical Application Using Fixed Output Regulator

When the adjustable regulator is used (Figure 12), the best performance is obtained with the positive side of the resistor R1 tied directly to the output terminal of the regulator rather than near the load. This eliminates line drops from appearing effectively in series with the reference and degrading regulation. For example, a 5V regulator with 0.05 Ω resistance between the regulator and load will have a load regulation due to line resistance of 0.05 Ω x I_L. If R1 (=125 Ω) is connected near the load, the effective line resistance will be 0.05 Ω (1+R2/R1) or in this case, it is 4 times worse. In addition, the ground side of the resistor R2 can be returned near the ground of the load to provide remote ground sensing and improve load regulation.




Figure 12. Best Load Regulation Using Adjustable Output Regulator



8.4 Device Functional Modes

8.4.1 Protection Diodes

Under normal operation, the LM1117 regulators do not need any protection diode. With the adjustable device, the internal resistance between the adjust and output terminals limits the current. No diode is needed to divert the current around the regulator even with capacitor on the adjust terminal. The adjust pin can take a transient signal of ±25V with respect to the output voltage without damaging the device.

When a output capacitor is connected to a regulator and the input is shorted to ground, the output capacitor will discharge into the output of the regulator. The discharge current depends on the value of the capacitor, the output voltage of the regulator, and rate of decrease of V_{IN} . In the LM1117 regulators, the internal diode between the output and input pins can withstand microsecond surge currents of 10A to 20A. With an extremely large output capacitor (\geq 1000 µF), and with input instantaneously shorted to ground, the regulator could be damaged.

In this case, an external diode is recommended between the output and input pins to protect the regulator, as shown in Figure 13.




Figure 13. Regulator With Protection Diode

Submit Documentation Feedback

Copyright © 2000–2020, Texas Instruments Incorporated



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LM1117 is a versatile and high performance linear regulator with a wide temperature range and tight line/load regulation operation. An output capacitor is required to further improve transient response and stability. For the adjustable option, the ADJ pin can also be bypassed to achieve very high ripple-rejection ratios. The LM1117 is versatile in its applications, including its uses as a post regulator for DC/DC converters, battery chargers, and microprocessor supplies.

9.2 Typical Application



 $^{^*}C_{Adi}$ is optional, however it will improve ripple rejection.

Figure 14. 1.25-V to 10-V Adjustable Regulator With Improved Ripple Rejection

9.2.1 Design Requirements

The device component count is very minimal, employing two resistors as part of a voltage divider circuit and an output capacitor for load regulation. A 10-µF tantalum on the input is a suitable input capacitor for almost all applications. An optional bypass capacitor across R2 can also be used to improve PSRR. See *Recommended Operating Conditions* for more information.

9.2.2 Detailed Design Procedure

The output voltage is set based on the selection of the two resistors, R1 and R2, as shown in Figure 14. For details on capacitor selection, refer to *External Capacitors*.

9.2.2.1 External Capacitors

9.2.2.1.1 Input Bypass Capacitor

An input capacitor is recommended. A 10-µF tantalum on the input is a suitable input capacitor for almost all applications.

Product Folder Links: LM1117



Typical Application (continued)

9.2.2.1.2 Adjust Terminal Bypass Capacitor

The adjust terminal can be bypassed to ground with a bypass capacitor (C_{ADJ}) to improve ripple rejection. This bypass capacitor prevents ripple from being amplified as the output voltage is increased. At any ripple frequency, the impedance of the C_{ADJ} should be less than R1 to prevent the ripple from being amplified:

$$1/(2\pi \times f_{RIPPLE} \times C_{ADJ}) < R1 \tag{1}$$

The R1 is the resistor between the output and the adjust pin. Its value is normally in the range of $100-200\Omega$. For example, with R1 = 124Ω and f_{RIPPLE} = 120Hz, the C_{ADJ} should be > 11μ F.

9.2.2.1.3 Output Capacitor

The output capacitor is critical in maintaining regulator stability, and must meet the required conditions for both minimum amount of capacitance and equivalent series resistance (ESR). The minimum output capacitance required by the LM1117 is 10 μ F, if a tantalum capacitor is used. Any increase of the output capacitance will merely improve the loop stability and transient response. The ESR of the output capacitor should range between 0.3 Ω to 22 Ω . In the case of the adjustable regulator, when the C_{ADJ} is used, a larger output capacitance (22- μ F tantalum) is required.

9.2.3 Application Curve

As shown in Figure 15, the dropout voltage will vary with output current and temperature. Care should be taken during design to ensure the dropout voltage requirement is met across the entire operating temperature and output current range.




Figure 15. Dropout Voltage (V_{IN} – V_{OUT})


Submit Documentation Feedback

Copyright © 2000–2020, Texas Instruments Incorporated



9.3 System Examples

Several circuits can be realized with the LM1117. The circuit diagrams in this section demonstrate multiple system examples that can be utilized in many applications.



^{*} Required if the regulator is located far from the power supply filter.

Figure 16. Fixed Output Regulator




Figure 18. Regulator With Reference




Figure 17. Adjusting Output of Fixed Regulators




Figure 19. 5-V Logic Regulator With Electronic Shutdown*




Figure 20. Battery Backed-Up Regulated Supply




Figure 21. Low Dropout Negative Supply

Product Folder Links: LM1117



10 Power Supply Recommendations

The input supply to the LM1117 must be kept at a voltage level such that its maximum rating is not exceeded. The minimum dropout voltage must also be met with extra headroom when possible to keep the LM1117 in regulation. An input capacitor is recommended. For more information regarding capacitor selection, refer to *External Capacitors*.

11 Layout

11.1 Layout Guidelines


Some layout guidelines must be followed to ensure proper regulation of the output voltage with minimum noise. Traces carrying the load current must be wide to reduce the amount of parasitic trace inductance and the feedback loop from V_{OUT} to ADJ must be kept as short as possible. To improve PSRR, a bypass capacitor can be placed at the ADJ pin and must be located as close as possible to the IC. In cases when V_{IN} shorts to ground, an external diode must be placed from V_{OUT} to V_{IN} to divert the surge current from the output capacitor and protect the IC. The diode must be placed close to the corresponding IC pins to increase their effectiveness.

11.1.1 Heatsink Requirements

When an integrated circuit operates with an appreciable current, its junction temperature is elevated. It is important to quantify its thermal limits in order to achieve acceptable performance and reliability. This limit is determined by summing the individual parts consisting of a series of temperature rises from the semiconductor junction to the operating environment. A one-dimensional steady-state model of conduction heat transfer is demonstrated in Figure 22. The heat generated at the device junction flows through the die to the die attach pad, through the lead frame to the surrounding case material, to the printed circuit board, and eventually to the ambient environment. Below is a list of variables that may affect the thermal resistance and in turn the need for a heatsink.

Table 1. Component and Application Variables

R _{0JC} (COMPONENT VARIABLES)	R _{0JA} (APPLICATION VARIABLES)
Leadframe Size and Material	Mounting Pad Size, Material, and Location
No. of Conduction Pins	Placement of Mounting Pad
Die Size	PCB Size and Material
Die Attach Material	Traces Length and Width
Molding Compound Size and Material	Adjacent Heat Sources
	Volume of Air
	Ambient Temperatue
	Shape of Mounting Pad



The case temperature is measured at the point where the leads contact with the mounting pad surface

Figure 22. Cross-Sectional View of Integrated Circuit Mounted on a Printed Circuit Board

Product Folder Links: LM1117



The LM1117 regulators have internal thermal shutdown to protect the device from over-heating. Under all possible operating conditions, the junction temperature of the LM1117 must be within the range of 0°C to 125°C. A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. To determine if a heatsink is needed, the power dissipated by the regulator, P_D , must be calculated:

$$I_{|N} = I_{L} + I_{G} \tag{2}$$

$$P_{D} = (V_{IN} - V_{OUT})I_{L} + V_{IN}I_{G}$$
(3)

Figure 23 shows the voltages and currents which are present in the circuit.




Figure 23. Power Dissipation Diagram

The next parameter which must be calculated is the maximum allowable temperature rise, $T_R(max)$:

$$T_R(max) = T_J(max) - T_A(max)$$

where

- T_J(max) is the maximum allowable junction temperature (125°C) which will be encountered in the application
- T_Δ(max) is the maximum ambient temperature which will be encountered in the application

Using the calculated values for $T_R(max)$ and P_D , the maximum allowable value for the junction-to-ambient thermal resistance ($R_{\theta JA}$) can be calculated:

$$R_{A,IA} = T_R(max)/P_D \tag{5}$$

For the maximum allowable value for θ_{IA} , refer to the *Thermal Information* table.

As a design aid, Table 2 shows the value of the θ_{JA} of SOT-223 and TO-252 for different heatsink area. Figure 24 and Figure 25 reflects the same test results as what are in the Table 2

Figure 26 and Figure 27 shows the maximum allowable power dissipation vs. ambient temperature for the SOT-223 and TO-252 device. Figure 28 and Figure 29 shows the maximum allowable power dissipation vs. copper area (in²) for the SOT-223 and TO-252 devices. Please see AN1028 for power enhancement techniques to be used with SOT-223 and TO-252 packages.

The AN-1187 Leadless Leadframe Package (LLP) application note discusses improved thermal performance and power dissipation for the WSON.

Table 2. $R_{\theta JA}$ Different Heatsink Area

LAYOUT	СОРРЕ	R AREA	THERMAL R	RESISTANCE
	Top Side (in ²) ⁽¹⁾	Bottom Side (in ²)	(θ _{JA} ,°C/W) SOT-223	(θ _{JA} ,°C/W) TO-252
1	0.0123	0	136	103
2	0.066	0	123	87
3	0.3	0	84	60
4	0.53	0	75	54
5	0.76	0	69	52
6	1	0	66	47
7	0	0.2	115	84
8	0	0.4	98	70
9	0	0.6	89	63
10	0	0.8	82	57

(1) Tab of device attached to topside copper



Table 2. $R_{\theta JA}$ Different Heatsink Area (continued)

LAYOUT	COPPER	RAREA	THERMAL R	ESISTANCE
11	0	1	79	57
12	0.066	0.066	125	89
13	0.175	0.175	93	72
14	0.284	0.284	83	61
15	0.392	0.392	75	55
16	0.5	0.5	70	53




Figure 24. $R_{\theta JA}$ vs 1-oz Copper Area for SOT-223




Figure 25. $R_{\theta JA}$ vs 2-oz Copper Area for TO-252




Figure 26. Maximum Allowable Power Dissipation vs Ambient Temperature for SOT-223




Figure 27. Maximum Allowable Power Dissipation vs Ambient Temperature for TO-252




Figure 28. Maximum Allowable Power Dissipation vs 1-oz Copper Area for SOT-223




Figure 29. Maximum Allowable Power Dissipation vs 2-oz Copper Area for TO-252

Submit Documentation Feedback

Copyright © 2000–2020, Texas Instruments Incorporated






Figure 30. Top View of the Thermal Test Pattern in Actual Scale




Figure 31. Bottom View of the Thermal Test Pattern in Actual Scale

Copyright © 2000–2020, Texas Instruments Incorporated



11.2 Layout Example




Figure 32. Layout Example (SOT-223)



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

Texas Instruments, AN-1187 Leadless Leadframe Package (LLP) application note

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2000–2020, Texas Instruments Incorporated





9-Jun-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM1117DT-1.8/NOPB	ACTIVE	TO-252	NDP	3	75	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-1.8	Samples
LM1117DT-2.5/NOPB	ACTIVE	TO-252	NDP	3	75	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-2.5	Samples
LM1117DT-3.3/NOPB	ACTIVE	TO-252	NDP	3	75	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-3.3	Samples
LM1117DT-5.0/NOPB	ACTIVE	TO-252	NDP	3	75	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-5.0	Samples
LM1117DT-ADJ/NOPB	ACTIVE	TO-252	NDP	3	75	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-ADJ	Samples
LM1117DTX-1.8/NOPB	ACTIVE	TO-252	NDP	3	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-1.8	Samples
LM1117DTX-2.5/NOPB	ACTIVE	TO-252	NDP	3	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-2.5	Samples
LM1117DTX-3.3/NOPB	ACTIVE	TO-252	NDP	3	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-3.3	Samples
LM1117DTX-5.0/NOPB	ACTIVE	TO-252	NDP	3	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-5.0	Samples
LM1117DTX-ADJ/NOPB	ACTIVE	TO-252	NDP	3	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	LM1117 DT-ADJ	Samples
LM1117IDT-3.3/NOPB	ACTIVE	TO-252	NDP	3	75	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	LM1117 IDT-3.3	Samples
LM1117IDT-5.0/NOPB	ACTIVE	TO-252	NDP	3	75	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	LM1117 IDT-5.0	Samples
LM1117IDT-ADJ/NOPB	ACTIVE	TO-252	NDP	3	75	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	LM1117 IDT-ADJ	Samples
LM1117IDTX-3.3/NOPB	ACTIVE	TO-252	NDP	3	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	LM1117 IDT-3.3	Samples
LM1117IDTX-5.0/NOPB	ACTIVE	TO-252	NDP	3	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	LM1117 IDT-5.0	Samples
LM1117IDTX-ADJ/NOPB	ACTIVE	TO-252	NDP	3	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	LM1117 IDT-ADJ	Samples
LM1117ILD-ADJ/NOPB	ACTIVE	WSON	NGN	8	1000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	1117IAD	Samples



www.ti.com

9-Jun-2020

Orderable Device	Status	Package Type	Package	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM1117IMP-3.3/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	N05B	Samples
LM1117IMP-5.0/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	N06B	Samples
LM1117IMP-ADJ/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	N03B	Samples
LM1117IMPX-3.3/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	N05B	Samples
LM1117IMPX-5.0/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	N06B	Samples
LM1117IMPX-ADJ/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	N03B	Samples
LM1117LD-1.8/NOPB	ACTIVE	WSON	NGN	8	1000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	1117-18	Samples
LM1117LD-2.5/NOPB	ACTIVE	WSON	NGN	8	1000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	1117-25	Samples
LM1117LD-3.3/NOPB	ACTIVE	WSON	NGN	8	1000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	1117-33	Samples
LM1117LD-ADJ/NOPB	ACTIVE	WSON	NGN	8	1000	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	1117ADJ	Samples
LM1117LDX-1.8/NOPB	ACTIVE	WSON	NGN	8	4500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	1117-18	Samples
LM1117LDX-ADJ/NOPB	ACTIVE	WSON	NGN	8	4500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	1117ADJ	Samples
LM1117MP-1.8/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N12A	Samples
LM1117MP-2.5/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N13A	Samples
LM1117MP-3.3/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N05A	Samples
LM1117MP-5.0/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N06A	Samples
LM1117MP-ADJ/NOPB	ACTIVE	SOT-223	DCY	4	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N03A	Samples
LM1117MPX-1.8/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N12A	Samples





9-Jun-2020

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM1117MPX-2.5/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N13A	Samples
LM1117MPX-3.3	ACTIVE	SOT-223	DCY	4	2000	TBD	Call TI	Call TI		N05A	Samples
LM1117MPX-3.3/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N05A	Samples
LM1117MPX-5.0/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N06A	Samples
LM1117MPX-ADJ/NOPB	ACTIVE	SOT-223	DCY	4	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 125	N03A	Samples
LM1117S-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	45	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	0 to 125	LM1117S ADJ	Samples
LM1117SX-3.3/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	0 to 125	LM1117S 3.3	Samples
LM1117SX-5.0/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	0 to 125	LM1117S 5.0	Samples
LM1117SX-ADJ/NOPB	ACTIVE	DDPAK/ TO-263	KTT	3	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	0 to 125	LM1117S ADJ	Sample
LM1117T-2.5/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	SN	Level-1-NA-UNLIM	0 to 125	LM1117T 2.5	Samples
LM1117T-3.3/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	SN	Level-1-NA-UNLIM	0 to 125	LM1117T 3.3	Sample
LM1117T-5.0/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	SN	Level-1-NA-UNLIM	0 to 125	LM1117T 5.0	Sample
LM1117T-ADJ/NOPB	ACTIVE	TO-220	NDE	3	45	Green (RoHS & no Sb/Br)	SN	Level-1-NA-UNLIM	0 to 125	LM1117T ADJ	Sample

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

9-Jun-2020

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2020


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device		Package	Pins	SPQ	Reel	Reel	Α0	В0	K0	P1	W	Pin1
	Туре	Drawing			Diameter (mm)	Width W1 (mm)	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
LM1117DTX-1.8/NOPB	TO-252	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LM1117DTX-2.5/NOPB	TO-252	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LM1117DTX-3.3/NOPB	TO-252	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LM1117DTX-5.0/NOPB	TO-252	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LM1117DTX-ADJ/NOPB	TO-252	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LM1117IDTX-3.3/NOPB	TO-252	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LM1117IDTX-5.0/NOPB	TO-252	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LM1117IDTX-ADJ/NOPB	TO-252	NDP	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
LM1117ILD-ADJ/NOPB	WSON	NGN	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM1117IMP-3.3/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117IMP-5.0/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117IMP-ADJ/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117IMPX-3.3/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117IMPX-5.0/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117IMPX-ADJ/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117LD-1.8/NOPB	WSON	NGN	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM1117LD-2.5/NOPB	WSON	NGN	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM1117LD-3.3/NOPB	WSON	NGN	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2020

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM1117LD-ADJ/NOPB	WSON	NGN	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM1117LDX-1.8/NOPB	WSON	NGN	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM1117LDX-ADJ/NOPB	WSON	NGN	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM1117MP-1.8/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MP-2.5/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MP-3.3/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MP-5.0/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MP-ADJ/NOPB	SOT-223	DCY	4	1000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MPX-1.8/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MPX-2.5/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MPX-3.3	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MPX-3.3/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MPX-5.0/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117MPX-ADJ/NOPB	SOT-223	DCY	4	2000	330.0	16.4	7.0	7.5	2.2	12.0	16.0	Q3
LM1117SX-3.3/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM1117SX-5.0/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2
LM1117SX-ADJ/NOPB	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2







PACKAGE MATERIALS INFORMATION

www.ti.com 12-May-2020

*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM1117DTX-1.8/NOPB	TO-252	NDP	3	2500	367.0	367.0	38.0
LM1117DTX-2.5/NOPB	TO-252	NDP	3	2500	367.0	367.0	38.0
LM1117DTX-3.3/NOPB	TO-252	NDP	3	2500	367.0	367.0	38.0
LM1117DTX-5.0/NOPB	TO-252	NDP	3	2500	367.0	367.0	38.0
LM1117DTX-ADJ/NOPB	TO-252	NDP	3	2500	367.0	367.0	38.0
LM1117IDTX-3.3/NOPB	TO-252	NDP	3	2500	367.0	367.0	38.0
LM1117IDTX-5.0/NOPB	TO-252	NDP	3	2500	367.0	367.0	38.0
LM1117IDTX-ADJ/NOPB	TO-252	NDP	3	2500	367.0	367.0	38.0
LM1117ILD-ADJ/NOPB	WSON	NGN	8	1000	210.0	185.0	35.0
LM1117IMP-3.3/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM1117IMP-5.0/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM1117IMP-ADJ/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM1117IMPX-3.3/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM1117IMPX-5.0/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM1117IMPX-ADJ/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM1117LD-1.8/NOPB	WSON	NGN	8	1000	210.0	185.0	35.0
LM1117LD-2.5/NOPB	WSON	NGN	8	1000	210.0	185.0	35.0
LM1117LD-3.3/NOPB	WSON	NGN	8	1000	210.0	185.0	35.0
LM1117LD-ADJ/NOPB	WSON	NGN	8	1000	210.0	185.0	35.0
LM1117LDX-1.8/NOPB	WSON	NGN	8	4500	367.0	367.0	35.0
LM1117LDX-ADJ/NOPB	WSON	NGN	8	4500	367.0	367.0	35.0
LM1117MP-1.8/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM1117MP-2.5/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM1117MP-3.3/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM1117MP-5.0/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM1117MP-ADJ/NOPB	SOT-223	DCY	4	1000	367.0	367.0	35.0
LM1117MPX-1.8/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM1117MPX-2.5/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM1117MPX-3.3	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM1117MPX-3.3/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM1117MPX-5.0/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM1117MPX-ADJ/NOPB	SOT-223	DCY	4	2000	367.0	367.0	35.0
LM1117SX-3.3/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM1117SX-5.0/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0
LM1117SX-ADJ/NOPB	DDPAK/TO-263	KTT	3	500	367.0	367.0	45.0





DCY (R-PDSO-G4)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters (inches).


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.

D. Falls within JEDEC TO-261 Variation AA.

DCY (R-PDSO-G4)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil recommendations. Refer to IPC 7525 for stencil design considerations.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





TRANSISTOR OUTLINE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration TO-252.



TRANSISTOR OUTLINE




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).
- 5. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



TRANSISTOR OUTLINE



NOTES: (continued)



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated